

Virtex UltraScale+ FPGAs



Programmable System Integration

- Up to 3.6M system logic cells
- Up to 8GB of HBM Gen2 integrated in-package
- Up to 500Mb of total on-chip integrated memory
- Integrated 100G Ethernet MAC with RS-FEC and 150G Interlaken cores
- Integrated blocks for PCI Express® Gen 3x16 and Gen 4x8

Increased System Performance

- 21.2 TeraMACs of DSP compute performance
- 1.6X fabric performance versus Virtex-7
- Up to 128 transceivers operating at 32.75Gb/s to deliver multi-terabit systems
- 460GB/s HBM bandwidth, and 2,666Mb/s DDR4 in the mid-speed grade

BOM Cost Reduction

- A 5:1 card reduction for 1Tb OTN transponder
- UltraRAM for on-chip memory integration
- VCXO and fractional PLL integration reduces clocking component cost

Total Power Reduction

- Up to 60% lower power vs. 7 series FPGAs
- Voltage scaling options for performance and power
- Tighter logic cell packing reduces dynamic power

Industry-Leading performance-per-watt

Virtex® UltraScale+™ devices provide 3X system-level performance-per-watt compared to 7 series FPGAs, along with system integration and bandwidth for a wide range of applications such as 1+ Tb/s wired communications, high-performance computing, and waveform processing for radar applications. With optional integrated high-bandwidth memory (HBM), the Virtex UltraScale+ family delivers a step-function increase in performance, bandwidth, and reduced latency for systems demanding massive data flow and packet processing. Based on the ASIC-class advantage of the UltraScale™ architecture, Virtex UltraScale+ devices are co-optimized with the Vivado® Design Suite and leverage the UltraFAST™ design methodology to accelerate time to market.

Re-architecting the core for massive bandwidth with the UltraScale architecture

The UltraScale+ families are based on the first architecture to span multiple nodes from planar through FinFET technologies, and from monolithic through 3D ICs. Xilinx UltraScale architecture provides diverse benefits and advantages to an array of markets and applications. The architecture combines enhancements in the CLB, a dramatic increase in device routing, revolutionary ASIC-like clocking, high-performance DSPs, memory interface PHYs, serial transceivers, and optional HBM. All UltraScale architecture-based FPGAs are capable of pushing the system performance-per-watt envelope, enabling breakthrough speeds with high utilization. High system performance and multiple power reduction innovations make the UltraScale architecture the logical choice for next-generation applications.

Building on the success of Xilinx's UltraScale Portfolio

The UltraScale+ family of FPGAs, 3D ICs and MPSoCs, combine new memory, 3D-on-3D and MPSoC technologies, delivering a generation ahead of value. To enable an even higher level of performance and integration, the UltraScale+ family also includes a new IP interconnect optimization technology, SmartConnect. Built upon Xilinx's UltraScale Architecture, they leverage a significant boost in performance-per-watt using 16nm FinFET+ 3D transistors from the #1 service foundry in the world, TSMC. Xilinx provides scalability and package migration for the lowest risk and the highest value programmable technology.

FEATURES OVERVIEW

<p>16nm low power FinFET+ process technology from TSMC Industry leading process from the #1 service foundry delivers a step function increase in performance-per-watt</p>	<ul style="list-style-type: none"> • Over 2X performance-per-watt over 7 series devices • The same scalable architecture and tools from Virtex UltraScale FPGAs
<p>Integrated HBM (Gen2): the highest DRAM bandwidth available Up to 8GB in-package DRAM with 460GB/s bandwidth</p>	<ul style="list-style-type: none"> • 10X higher memory bandwidth relative to discrete memory channels • 4X less power per bit vs. competing memory technologies • Built using proven, 3rd generation 3D IC technology
<p>Enhanced DSP slices for diverse applications Enabling a massive jump in fixed-and floating-point performance</p>	<ul style="list-style-type: none"> • Up to 21.2 TeraMACs of bandwidth • Double-precision floating point using 30% fewer resources • Complex fixed-point arithmetic in half the resources
<p>Massive memory interface bandwidth reduction Next generation DDR and serial memory support</p>	<ul style="list-style-type: none"> • DDR4 support of up to 2,666 Mb/s • Support for server-class DIMMs (8X capacity vs. Virtex-7) • Hybrid Memory Cube serial memory support of up to 30G
<p>Massive I/O bandwidth and dramatic latency reduction 4X greater serial bandwidth than Virtex-7 devices</p>	<ul style="list-style-type: none"> • 16G and 28G backplane support • 32.75G chip-to-chip and chip-to-optics support • High-Density I/O for smaller area and greater power efficiency per pin
<p>SmartConnect Technology System-wide interconnect optimization tools and IP</p>	<ul style="list-style-type: none"> • Matches optimal AXI interconnect to the design • Automatic interface bridging • Additional 20-30% advantage in performance-per-watt
<p>Next-generation routing, ASIC-like clocking, and enhanced fabric Enabling breakthrough speeds with high utilization</p>	<ul style="list-style-type: none"> • Lower skew, faster performing clock networks • Up to one speed-grade advantage vs. comparable solutions • Efficient CLB use and placement for reduced interconnect delay
<p>PCI Express® integrated blocks with cache coherent CCIX ports Complete end-to-end solution for multi-100G ports</p>	<ul style="list-style-type: none"> • Gen3 x16 and Gen4 x8 for 100G bandwidth per block • Expanded virtualization for data center applications • Cache coherent acceleration using CCIX ports
<p>Integrated 100G Ethernet MAC and 150G Interlaken Cores ASIC-class cores for breakthrough performance in packet processing</p>	<ul style="list-style-type: none"> • 60K-100K system logic cell savings per port • Up to 90% dynamic power savings vs. soft implementation • Built-in RS-FEC (Ethernet MAC) for optics error correction
<p>High-speed memory cascading Removes key bottlenecks in DSP and packet processing</p>	<ul style="list-style-type: none"> • Eliminates fabric usage when building deep memories • Reduces routing congestion • Lowers dynamic power consumption
<p>Up to 60% power savings over Virtex-7 devices Static- and dynamic-power optimizations at every level</p>	<ul style="list-style-type: none"> • Optimal voltage tuning • Power-optimized transceivers and block RAM • More granular clock gating of logic fabric and block RAM
<p>Step-function increase in 3D IC inter-die bandwidth Virtual monolithic design</p>	<ul style="list-style-type: none"> • Registered inter-die routing lines enable >600 MHz • Abundant and flexible clocking
<p>Next-generation security Enhanced features to protect IP and prevent tampering</p>	<ul style="list-style-type: none"> • AES-GCM decryption, RSA-2048 authentication • DPA Countermeasures and permanent tamper penalty • Improved SEU performance

Enabling Next-Generation Systems

1Tb MuxSAR Hybrid OTN Switching

Existing Infrastructure



Virtex UltraScale+ Solution



Solution Benefits


System Integration	3 cards ⇒ 1 card
System Performance	1x
BOM Cost	-40%
Total Power	-50%

Key UltraScale+ Portfolio Benefits:


- UltraRAM for packet memory
- Integrated 150G Interlaken w/ 300G lane logic frees up fabric resource for design integration
- Integrated 100G Ethernet MAC w/ RS-FEC and OTN modes to interface to coherent optics
- Up to 128 power-optimized transceivers at 32.75Gb/s delivers a 3 to 1 card integration
- 30% lower transceiver latency and ASIC-like clocking structures
- SmartConnect for IP interconnect topology optimization

Smart Network Interface Card

Existing Infrastructure



Virtex UltraScale+ HBM Solution



Solution Benefits

System Integration	1 chip + 4 DIMMs ⇒ 1 chip
System Performance	5X higher look-up rate
Form Factor	FHFL ⇒ HHHL
Total Power	50% lower

Key UltraScale+ Portfolio Benefits:

- PCIe form factor PCB becomes half-height, half-length with fewer layers
- Massive power savings: 100W ⇒ 50W
- Cache coherence option with CCIX technology
- I/O pins for memory: 624 ⇒ 0
- Roles: OVS, GZIP, IPsec, SSL, etc.
- Enables 1M+ queue traffic management
- Faster startup using only internal memory training
- Pre-verified HBM memory controllers greatly accelerate timing closure
- Faster time to market through simpler PCB design

Corporate Headquarters

Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124
USA
Tel: 408-559-7778
www.xilinx.com

Europe

Xilinx Europe
Bianconi Avenue
Citywest Business Campus
Saggart, County Dublin
Ireland
Tel: +353-1-464-0311
www.xilinx.com

Japan

Xilinx K.K.
Art Village Osaki Central Tower 4F
1-2-2 Osaki, Shinagawa-ku
Tokyo 141-0032 Japan
Tel: +81-3-6744-7777
japan.xilinx.com

Asia Pacific Pte. Ltd.

Xilinx, Asia Pacific
5 Changi Business Park
Singapore 486040
Tel: +65-6407-3000
www.xilinx.com

India

Meenakshi Tech Park
Block A, B, C, 8th & 13th floors,
Meenakshi Tech Park, Survey No. 39
Gachibowli(V), Seri Lingampally (M),
Hyderabad -500 084
Tel: +91-40-6721-4747
www.xilinx.com

